Enhancing the Dorsal Side of Fingers Using An Image Enhancement Technique with FPGA Output Comparison
Main Article Content
Abstract
Most of the image enhancement techniques are implemented on CPU and GPU, but there is limited implementation on the FPGA platform. This paper presents a work on an enhancement technique called Histogram Equalization, HE for finger-knuckle images. This project is divided into three phases, which are image acquisition, image enhancement, and evaluation. For image acquisition, a USB webcam is set up as the acquisition device to acquire the image of fingers. For image enhancement, the Histogram Equalization (HE) method is chosen due to the less complex algorithm, especially when evaluating the performance on the FPGA platform. Two processing platforms are considered to complete the study, which are desktop computers that use MATLAB programming and the FPGA DE1-SoC platform. A comparison of the results is carried out between these two processing platforms, where it is found that the results for both platforms have shown identical output in terms of PSNR, which achieved a value of 13.43 dB and MSE with 0.0454.
Received 29/12/2023
Revised 19/04/2024
Accepted 21/04/2024
Published 25/05/2024
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
How to Cite
References
Global biometric payments market analysis - 2018-2027. Ltd, R.N.P.
Hana FM, Maulida ID. Analysis of contrast limited adaptive histogram equalization (CLAHE) parameters on finger knuckle print identification. J Phys Conf Ser. 2021 Feb; 1764(1): 12049. https://dx.doi.org/10.1088/1742-6596/1764/1/012049
Li J, Yang W, Shi Y, Nie Z. Design of Finger Vein Recognition SOC Based on FPGA. In: 2020 7th International Conference on Information Science and Control Engineering (ICISCE) . 2020; p. 2385–9. https://doi.org/10.1109/ICISCE50968.2020.00468
Jiang RM, Crookes D. FPGA-based minutia matching for biometric fingerprint image database retrieval. J Real-Time Image Process . 2008; 3(3): 177–82. https://doi.org/10.1007/s11554-008-0079-8
Xu J, Jiang J, Dou Y, Shen X, Liu Z. Coarse-Grained Architecture for Fingerprint Matching. ACM Trans Reconfigurable Technol Syst. 2015 Dec; 9(2): 1-15 https://doi.org/10.1145/279129
Radhi AM, Mohammed SA. Enhancement Ear-based Biometric System Using a Modified AdaBoost Method. Baghdad Sci J . 2022; 19(6): 1346. https://doi.org/10.21123/bsj.2022.6322
AL-Jumaili ASA, Tayyeh HK, Alsadoon A. AlexNet Convolutional Neural Network Architecture with Cosine and Hamming Similarity/Distance Measures for Fingerprint Biometric Matching. Baghdad Sci J. 2023; 20(6(Suppl.)): 2559. https://doi.org/10.21123/bsj.2023.8362
Jamro E, Wielgosz M, Wiatr K. FPGA Implementaton of Strongly Parallel Histogram Equalization. In: 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems. 2007; p. 1–6. https://doi.org/10.1109/DDECS.2007.4295260
Alsuwailem AM, Alshebeili SA. A new approach for real-time histogram equalization using FPGA. In: 2005 International Symposium on Intelligent Signal Processing and Communication Systems. 2005; p. 397–400. https://doi.org/10.1109/ISPACS.2005.1595430
Heidari H, Chalechale A. Biometric authentication using a deep learning approach based on different level fusion of finger knuckle print and fingernail. Expert Syst Appl. 2022; 191: 116278. https://doi.org/10.1016/j.eswa.2021.116278
Anbari M, Fotouhi AM. Finger knuckle print recognition for personal authentication based on relaxed local ternary pattern in an effective learning framework. Mach Vis Appl . 2021; 32(3): 1–11. https://doi.org/10.1007/s00138-021-01178-6
Riaz I, Ali AN, Ibrahim H. Circular shift combination local binary pattern (CSC-LBP) method for dorsal finger crease classification. J King Saud Univ Comput Inf Sci . 2023; 35(8): 101667. https://doi.org/10.1016/j.jksuci.2023.101667
Liu J, Zhou X, Wan Z, Yang X, He W, He R, et al. Multi-Scale FPGA-Based Infrared Image Enhancement by Using RGF and CLAHE. Sensors. 2023; 23(19): 8101(1-24) https://doi.org/10.3390/s23198101
Chiuchisan I, Cerlinca MC, Potorac AD. Image Enhancement Methods Approach using Verilog Hardware Description Language. 11th international conference on development and application systems Suceava, Romania; 2012. pp. 144-8..
Soma P, Sravanthi C, Srilakshmi P, Jatoth RK. Implementation of Single Image Histogram Equalization and Contrast Enhancement on Zynq FPGA. Advances in Communications, Signal Processing, and VLSI. Singapore: Springer Singapore; 2021. p. 75–82. https://doi.org/10.1007/978-981-33-4058-9_7
Honda K, Wei K, Arai M, Amano H. CLAHE implementation on a low-end FPGA board by high-level synthesis. In: 2020 Eighth International Symposium on Computing and Networking Workshops (CANDARW). 2020. p. 282–5. https://doi.org/10.1109/CANDARW51189.2020.00061